Home / News & events / News / HELIOS results: Integration of III-V VCSELs Based on Double Photonic Crystal Reflectors

HELIOS results: Integration of III-V VCSELs Based on Double Photonic Crystal Reflectors

Vertical-cavity surface-emitting lasers (VCSELs) using hybrid III-V / Si microcavities and based on double photonic crystal reflectors for the heterogeneous integration on complementary metal-oxide-silicon (CMOS) are demonstrated. High fabrication yield relying on state-of-the-art wafer bonding technology has been achieved. Room-temperature single-mode laser operation at 1.55-µm has been obtained in compact devices (about 3-µm-thick and 15x15 µm2 in lateral area), both in pulsed and continuous-wave regimes, under optical pumping. Thresholds in the sub-mW range have been achieved owing to an optimized management of device optical losses and thermal features.

CMOS-Compatible Integration of III-V VCSELs Based on Double Photonic Crystal Reflectors

Corrado Sciancalepore1, Badhise Ben Bakir2, Xavier Letartre1, Nicolas Olivier2, Christian Seassal1, Julie Harduin2, Jean-Marc Fedeli2, and Pierre Viktorovitch1

1Institut des Nanotechnologies de Lyon (INL), UMR 5270, CNRS, Ecole Centrale de Lyon, 36 avenue Guy de Collongue, Ecully, France

2CEA-LETI Minatec, 17 rue des Martyrs, Grenoble, France

Published at 8th IEEE conference, Group IV Photonics 2011, London (14-16 September 2011)

Vertical-cavity surface-emitting lasers (VCSELs) [1] using hybrid III-V / Si microcavities and based on double photonic crystal [2] reflectors for the heterogeneous integration on complementary metal-oxide-silicon (CMOS) are demonstrated. High fabrication yield relying on state-of-the-art wafer bonding technology has been achieved. Room-temperature single-mode laser operation at 1.55-µm has been obtained in compact devices (about 3-µm-thick and 15x15 µm2 in lateral area), both in pulsed and continuous-wave regimes, under optical pumping. Thresholds in the sub-mW range have been achieved owing to an optimized management of device optical losses and thermal features.

 

Device structure and fabrication

Devices have been fabricated onto 200-mm silicon-on-insulator (SOI) wafer class with 2-mm-thick buried oxide (BOX) employing processing equipment of a standard CMOS pilot line. Exemplifying cross-section of optically pumped structures along with the top view is given in Fig. 1. An embedded MOVCD-grown multiple-quantum-well active region is placed between two 900-nm-thick SiO2 gaps. The structure is then vertically terminated by a top and bottom Si/SiO2 1-D Photonic Crystal Membrane broadband reflectors (PCMs) characterized with a 50% Si fill-factor, lattice period a and membrane thickness t equal, respectively, to 910 nm and 300 nm. In order to realize a better management of light losses in the cavity, a photonic crystal heterostructure has been introduced in both PCMs through a step function of the silicon slits filling factor as shown in Fig. 1(b). A barrier to the lateral propagation of photons along those directions affected by a higher average group velocity allows to squeeze light in the central well and to perform a massive enhancement of the photonic crystal membrane reflectivity yield. In this way, power-efficient low-threshold CMOS-compatible emitters with a good control over their modal and polarization features are conceivable. The theoretical motivations standing behind such innovative design approach have been extensively covered in our recent communications [3], [4].

Image1

Fig. 1. Exemplifying sketch of double PCM-VCSEL structures for optical pumping (a) and top-view (b) of heterostructure-confined PCMs.

While 248-nm deep-UV (DUV) lithography and HBr-based reactive ion etching (Hbr-RIE) are required for mirrors fabrication, the integration of III-V semiconductors on SiO2 makes use of a state-of-the-art molecular bonding [5].

Figure 2 (a, b) shows, respectively, top and cross-sectional views of the bottom 1-D photonic crystal (PC) reflector. The central core of the PCM reflector is bounded laterally with PC areas of different Si filling factor, which act as photonic barriers, insuring an efficient lateral confinement of the VCSEL mode. The excellent molecular bonding yield obtained (well above 95%) is ensured by a good control over III-V epitaxy quality in terms of epitaxial surface defect density and bow as well as environmental contamination on the bonding surface. An optical microscope image of the III-V epitaxy after the bonding performed on a 200-mm SOI processed wafer is shown in Fig. 2(c).

Image2

Fig. 2. Top (a) and cross-sectional (b) views of the bottom 1-D PCM reflector. To be noted the good control achieved in terms of vertical silicon slit side walls. (c) A 2” InP-based epitaxy wafer-bonded onto a 200-mm SOI processed wafer showing a fabrication yield above 95%.

Demonstration of laser operation

First demonstration of room-temperature single-mode laser operation at 1.55-µm has been achieved both in pulsed and continuous-wave regimes, under optical pumping. Thresholds in the sub-mW range are obtained owing to an optimized management of device optical losses and thermal features.

Fig. 3 reports light-in-light-out (LL) curve along with relative above-threshold continuous-wave single-mode emission spectrum of the device with spectral linewidth of 0.6 Å at a pumping power of 1 mW.

Image3

Fig. 3. (Left) LL curve of double PCM-VCSEL devices under room-temperature continuous-wave optical pumping. (Right) Emission spectrum of the VCSEL: single-mode operation is observed with threshold powers below 1 mW.

 

References

[1] K. Iga, F. Koyama, and S. Kinoshita, “Surface emitting semiconductor laser,” IEEE J. Quant. Electron., vol. 24, pp. 1845–1855, Sept. 1988.

[2] E. Yablonovitch, “Inhibited spontaneous emission in solid-state physics and electronics,” Phys. Rev. Lett., vol. 58, pp. 2059–2062, 1987.

[3] P. Viktorovitch, B. Ben Bakir, S. Boutami, J.-L. Leclercq, X. Letartre, P. Rojo-Romeo, C. Seassal, M. Zussy, L. Di Cioccio, and J.-M. Fedeli, “3D harnessing of light with 2.5D photonic crystals,” Laser & Photon. Rev., vol. 4, pp. 401–413, 2010.

[4] C. Sciancalepore, B. Ben Bakir, X. Letartre, J.-M. Fedeli, N. Olivier, D. Bordel, C. Seassal, P. Rojo-Romeo, P. Regreny, and P. Viktorovitch, “Quasi-3D Light Confinement in Double Photonic Crystal Reflectors VCSELs for CMOS-Compatible Integration,” IEEE J. of Lightw. Technol., vol. 29, no. 13, pp. 2015-2024, 2011.

[5] D. Bordel et al., “Direct and polymer bonding of III-V to processed silicon-on-insulator for hybrid silicon evanescent lasers fabrication,” ECS Transactions, vol. 33, pp. 403-410, 2010.